



## Dolby Pro Logic IIx / Virtual Dolby Surround Decoder

### ■ General Description

The NJU26206 processes the stereo matrix-encoded signal(Lt/Rt) or normal stereo signal into spacious sound of 7.1(max) channels by Dolby Pro Logic IIx.

The NJU26206 provides not only Dolby Pro Logic IIx but also Virtual Dolby Surround, Bass Management, Multi channel input, 5 Band PEQ, and Lip-Sync Delay function.

The NJU26206 is suitable for multi-channel products such as Car Audio, or 2 channel products such as LCD-TV, and Plasma-TV.

### ■ Package



**NJU26206V**

### ■ Features

#### -Software

- Dolby Pro Logic II
- Dolby Pro Logic IIx (Max 7.1ch Output)
- Virtual Dolby Surround (algorithm of Dolby Laboratories)
- Bass Management
- 5 Band PEQ
- Lip-Sync Delay function (Digital Audio Delay)
- Sampling Frequency  
32kHz/44.1kHz/48kHz (In Master mode, DSP can't generate a required system clock 44.1kHz of sampling frequency.)

#### -Hardware

- 24bit Fixed-point Digital Signal Processing
- Maximum Clock Frequency : 12.288MHz(Standard), built-in PLL Circuit
- Digital Audio Interface : 4 Input ports / 4 Output ports
- Digital Audio Format : I<sup>2</sup>S 24bit, left-justified, right-justified, BCK : 32fs/64fs
- Master / Slave Mode  
- In Master mode, MCK : 256fs @fs=48kHz / 384fs @fs=32kHz
- Microcomputer Interface  
- I<sup>2</sup>C Bus (Standard-mode/100kbps, Fast-mode/400kbps)  
- 4-Wire Serial Bus (4-Wire: Clock, Enable, Input data, Output data)
- Operating Voltage : V<sub>DD</sub> = V<sub>DDPLL</sub> = 1.8V  
: V<sub>DDIO</sub> = 3.3V
- Input Terminal : 5.0V Input tolerant
- Package : SSOP44 (Pb-Free)

\* The detail hardware specification of the NJU26206 is described in the "NJU26200 Series Hardware Data Sheet".

## ■ Block Diagram




Fig. 1 NJU26206 Hardware Block Diagram

## ■ Function Block Diagram




Fig. 2 NJU26206 Block Diagram




Fig.3 NJU26206 Function Diagram(Multi Channel Input mode, without Monitor output)




Fig.4 NJU26206 Function Diagram(Multi Channel Input mode, with Monitor output)

## ■ Pin Configuration (SSOP44)




Fig. 5 NJU26206 Pin Configuration

## ■ Pin Description

**Table 1 Pin Description**

Pin No. SSOP44	Symbol	I/O	Function
6, 15, 24, 33, 41	VDDIO	-	I/O Power Supply +3.3V
7	BCKI	I	Bit Clock Input
14, 23, 42	VSSIO	-	I/O GND
8, 19, 43	VSS	-	Core GND
9, 20, 44	VDD	-	Core Power Supply +1.8V
10	TEST	I	for test (connected to VSSIO through 3.3kΩ resistance.)
11	MUTEb *	I	Master Volume level, After Reset DSP ("1" : 0dB , "0" : Mute)
12	WDC *	OD	Clock for Watch Dog Timer (Open Drain Output)
13	PROC *	I	After Reset DSP. ("1" : Normal , "0" : Wait from Command )
16	SEL	I	Select I <sup>2</sup> C or Serial bus ( '1' : Serial , '0' : I <sup>2</sup> C-Bus)
17	VDDPLL	-	PLL Analog Power Supply +1.8V
18	VSSPLL	-	PLL Analog GND
21	CLKOUT	O	OSC Output
22	CLK	I	X'tal Clock Input (12.288MHz)
25	RESETb	I	Reset (RESETb='0' : DSP Reset)
26	TEST	I	for Test (Connect to VDDIO)
27, 28	TEST	I	for Test (Connect to VSSIO)
29	AD1/SDIN	I	I <sup>2</sup> C Address / Serial Input
30	AD2/SSb	I	I <sup>2</sup> C Address / Serial Enable
31	SCL/SCK	I	I <sup>2</sup> C Clock / Serial Clock
32	SDA/SDOUT	I/O	I <sup>2</sup> C I/O (Open Drain output) / Serial Output (CMOS output) I <sup>2</sup> C Bus mode : SDA pin requires a pull-up resistance. 4-wire Serial mode : SDOUT does not require a pull-up resistance.
34	MCK	O	Master Clock Output (CLK Terminal Buffer Out)
35	BCKO	O	Bit Clock Output
36	LRO	O	LR Clock Output
37	SDO3	O	Audio Data Output 3 (SL/SR)
38	SDO2	O	Audio Data Output 2 (C/ SW)
39	SDO1	O	Audio Data Output 1 (L/R)
40	SDO0	O	Audio Data Output 0 (LB/LR)
1	SDI3	I	Audio Data Input 3
2	SDI2	I	Audio Data Input 2
3	SDI1	I	Audio Data Input 1
4	SDI0	I	Audio Data Input 0
5	LRI	I	LR Clock Input

I : Input

O : Output

OD : Open Drain Output

I/O : Bi-directional

**Note:** Pins symbol with \* : Connect with VDDIO or VSSIO through 3.3kΩ resistance

## ■ Audio Interface

The NJU26206 audio interface provides industry serial data formats of I<sup>2</sup>S, MSB-first Left-justified or MSB-first Right-justified. The NJU26206 audio interface provides four data inputs, SDI0, SDI1, SDI2 and SDI3, and four data outputs, SDO0, SDO1, SDO2 and SDO3, as shown in table 2 and 3. The input serial data is selected by the firmware command.

**Table 2 Serial Audio Input Pin**

Pin No.	Symbol	Description			
		Stereo input mode (Pro Logic II/IIx, 4/6-Stereo)		Multi channel input mode	
		With Monitor output	Without Monitor output	With Monitor output	Without Monitor output
4	SDI0	Stereo L/R (Pin select)	Stereo L/R (Pin select)	L/R (Pin select)	LB/RB
3	SDI1			L/R	
2	SDI2	No use	No use	C/SW	C/SW
1	SDI3			SL/SR	SL/SR

**Table 3 Serial Audio Output Pin**

Pin No.	Symbol	Description			
		Stereo input mode (Pro Logic II/IIx, 4/6-Stereo)		Multi channel input mode	
		With Monitor output	Without Monitor output	With Monitor output	Without Monitor output
40	SDO0	Monitor output A	LB/RB	Monitor output B	LB/RB
39	SDO1	L/R	L/R	L/R	L/R
38	SDO2	C/SW	C/SW	C/SW	C/SW
37	SDO3	SL/SR	SL/SR	SL/SR	SL/SR

**Note:** L/R : Front channel

LB/RB : Back surround channel

C/SW : Center channel and Sub woofer

SL/SR: Surround channel

Monitor output A: Bypass output of Stereo L/R signals

Monitor output B: Downmix output (Lo/Ro) of L/R, C, SL/SR signals

- There is a channel that is not outputted by Dolby Pro Logic II / Virtual Dolby Surround.
- In Virtual Dolby Surround mode, only front Lch/Rch outputs are active. The other channels are muted.
- Multi channel input mode does not assume making it operate as a Dolby Digital EX decoder.

## ■ Host Interface

The NJU26206 can be controlled via Serial Host Interface (SHI) using either of two serial bus formats : I<sup>2</sup>C bus or 4-Wire serial bus. Data transfers are in 8 bits packets (1 byte) when using either format. The SHI operates only in a SLAVE fashion. A host controller connected to the interface always drives the clock (SCL / SCK) line and initiates data transfers, regardless of the chosen communication protocol.

The detail I<sup>2</sup>C bus and 4-Wire Serial bus information are described in the 'NJU26200 Series Hardware Data Sheet'.

**Table 4 Serial Host Interface Pin Descriptions**

Pin No.	Symbol	Setting	Host Interface
SSOP44			
16	SEL	Low	I <sup>2</sup> C Bus Interface
		High	4-Wire Serial Interface

**Table 5 Serial Host Interface Pin Description**

Pin No.	Symbol (I <sup>2</sup> C /Serial)	I <sup>2</sup> C bus Interface	4-Wire Serial Interface
SSOP44			
29	AD1/SDIN	I <sup>2</sup> C Address Select Bit1	Serial data input
30	AD2/SSb	I <sup>2</sup> C Address Select Bit2	Slave select
31	SCL/SCK	Serial Clock	Serial Clock
32	SDA/SDOUT	Serial Data Input/Output (Open Drain output)	Serial data output (CMOS Output)

**Note:** When 4-Wire Serial bus is selected, The SDA/SDOUT pin is CMOS output. The SDOUT pin does not require a pull-up resistance.


When I<sup>2</sup>C Bus is selected, this pin is a bi-directional Open Drain output. This pin, which is assigned for I<sup>2</sup>C Bus, requires a pull-up resistance.

The SDA/SDOUT pin isn't 5.0V Input tolerant. Please note the voltage level (Max voltage is V<sub>DDIO</sub>).

## ■ I<sup>2</sup>C Bus

When the NJU26206 is configured for I<sup>2</sup>C bus communication in SEL="Low", the serial host interface transfers data on the SDA pin and clocks data on the SCL pin. SDA is an open drain pin requiring a pull-up resistance. Pins AD1 and AD2 are used to configure the seven-bit SLAVE address of the serial host interface. (Table 6)

**Table 6 I<sup>2</sup>C-Bus Interface Slave address**




\* SLAVE address is 0 when AD1/2 is "Low". SLAVE address is 1 when AD1/2 is "High".

**Note:** The serial host interface supports "Standard-Mode (100kbps)" and "Fast-Mode (400kbps)" I<sup>2</sup>C bus data transfer. Moreover, after sending S ("START" condition), Sr (repeated "START" condition) is not received but it becomes the waiting for the P ("STOP" condition). Therefore, please be sure to send P ("STOP" condition).

## ■ 4-Wire Serial Interface

The serial host interface can be configured for 4-Wire Serial bus communication by setting SEL1="High" during the Reset Sequence initialization. SHI bus communication is full-duplex; a write byte is shifted into the SDIN pin at the same time that a read byte is shifted out of the SDOUT pin.

Data transfers are MSB first and are enabled by setting SSb = "Low". Data is clocked into SDIN on rising transitions of SCK. Data is latched at SDOUT on falling transitions of SCK except for the first byte(MSB) which is latched on the falling transitions of SSb. The SDOUT pin is always CMOS output. This pin does not require a pull-up resistance.



**Fig. 6 4-Wire Serial Interface Timing**

**Note :** When the data-clock is less than 8 clocks, the input data is shifted to LSB side and is sent to the DSP core at the transition of SSb="High".

When the data-clock is more than 8 clocks, the last 8 bit data becomes valid.

After sending LSB data, SDOUT transmits the MSB data which is received via SDIN until SSb becomes "High".



## ■ Pin setting

The NJU26206 operates default command setting after resetting the NJU26206. In addition, the NJU26206 restricts operation at power on by setting PROC pin and MUTEb pin (Table 7). These pins are input pin. However, these pins operate as bi-directional pins. Connect with  $V_{DDIO}$  or  $V_{SSIO}$  through 3.3k $\Omega$  resistance.

**Table 7 Pin setting**

Pin No. SSOP44	Symbol	Setting	Function
13	PROC	"High"	The NJU26206 operates default setting after reset.
		"Low"	The NJU26206 does not operate after reset. Sending start command is required for starting operation.
11	MUTEb	"High"	Master volume is set 0dB after reset.
		"Low"	Master volume is set mute after reset.

## ■ WatchDog Clock

The NJU26206 outputs clock pulse through WDC during normal operation. The WDC clock is useful to check the status of the NJU26206 operation. For example, a microcomputer monitors the WDC clock and checks the status of the NJU26206. When the WDC clock pulse is lost or not normal clock cycle, the NJU26206 does not operate correctly. Then reset the NJU26206 and set up the NJU26206 again. The WDC clock is able to be variable for 10ms to 640ms by command. Default setting of WDC clock is 200ms.

The WDC pin is open drain output. The WDC pin setting (Table 8)

**Table 8 WDC pin setting**

Pin No. SSOP44	Symbol	Setting	
12	WDC	WDC pin is used.	Connect with $V_{DDIO}$ through 3.3k $\Omega$ resistance
		WDC pin is not used.	Connect with $V_{SSIO}$ through 3.3k $\Omega$ resistance. Do not open WDC pin.

**Note:** The cycle of WDC output is rough. Because WDC output inserts in the process of sound processing. In slave mode, when there is no input of BCKI/LRI, the WDC pin can't output. It is required to set up a sampling rate correctly.

## ■ Firmware Command Table

Table 9 NJU26206 Command

No.	Command
1	SET_TASK_CMD
2	PRO2MODE_CMD
3	PRO2CDCFG_CMD
4	PRO2FLAGS_CMD
5	VIRTUAL_CMD
6	BM_CFG_CMD
7	SAMPLERATE_CMD
8	PNG_MODE_CMD
9	DELAY_CMD
10	GAIN_CMD
11	SYSTEM_STATE_CMD
12	WATCHDOG_CMD
13	SMOOTH_CMD
14	PEQ_SEL_CMD
15	PEQ_CFG_CMD
16	BM_EXTEND_CMD
17	REINIT_CMD
18	MON_OUT_DISABLE_CMD
19	MON_OUT_ENABLE_CMD
20	START_CMD
21	NOP_CMD

**Notes :** In respect to detail command information, request New Japan Radio Co., Ltd. and permission of a licenser (Dolby) is required.

## ■ License Information


The Word "DOLBY", "Pro Logic" and the double D mark are trademarks of Dolby Laboratories.

The NJU26206 can only be delivered to licensees of Dolby Laboratories.

Please refer to the licensing application manual issued by Dolby Laboratories.

## ■ Package Dimensions

### SSOP44, Pb Free



[CAUTION]  
 The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.